Introduction
Traditionally, test generation relies on fault models to produce tests that are expected to identify defects such as unintended shorts and opens. Test generation does not directly target defects for two main reasons. Firstly, many defects are not easy to analyze and no model exists to completely describe their behavior. Secondly, it exists a variety of possible defects in a circuit. Since available resources (like memory) and CPU time limit test generation and application, generating tests for all defects is unfeasible.
Consequently, a relatively small set of abstract defects, namely faults, is constructed and these faults are targeted to generate tests. With this approach, the test quality relies on a fortuitous detection of non-targeted defects. As the quality demands increase, the effectiveness of test generation without any defect consideration becomes questionable. High quality test generation requires a better knowledge of defect behavior [1] [2] [3] [4] [5] .
As a matter of fact, the analysis of defect behavior is a quite difficult task. One of the main difficulties comes from the presence in the defects of random value parameters preventing any prediction of the defect behavior. The mechanisms of defect appearance are obviously not controlled, resulting in electrical situations with unknown parameters. The question is, for example, how to predict the voltage created by a short when the value of the short resistance is not known a priori. A detailed analysis of defect behavior is required and a realistic model of defect behavior must incorporate these unpredictable parameters [6] [7] [8] [9] [10] [11] [12] .
This paper discusses the problem of defect detection taking into account its unpredictable parameters. First a very simple example of a short defect is presented and its detection is studied considering the static voltage test technique. The concept of 'Detectability Interval' proposed in previous papers is used to demonstrate that it is possible to optimize the defect detection despite the presence of unpredictable parameters.
The main objective of this paper is to focus on the detection of Gate Oxide Short (GOS) defect [13] taking into account its multi-dimensional unpredictable parameters. As demonstrated in [14] , GOS defects are not detectable by a static voltage test technique but a delay test strategy can enable its detectability. For this study, the model of GOS proposed in [15] is used. This tractable model has the ability to represent the defect in minimum sized transistor. It is demonstrated that the concept of 'Detectability Interval' can be extended to the multidimensional unpredictable parameters of the GOS defect allowing to determine the best delay test vectors in order to improve the GOS defect detection.
The paper is organized as follows. Section 2 studies the problem of defect excitation and effect propagation for a short defect with unpredictable parameters. It is shown that defect detection is significantly improved despite the presence of unpredictable parameters by using the concept of "Detectability Intervals" (DI) in the context of a voltage test technique. Section 3 demonstrates that the concept of DI can be used for detection of Gate Oxide Short in the context of a delay test strategy.
Parametric defect

Defect excitation and propagation
We consider in this article the example of a simple but well frequent defect in today technologies: the short between adjacent lines. Figure 1 represents a small defective circuit with a logical node 1 shorted to ground through an Rsh resistance. Note we prefer to use here the term defective (in relation with defect) than faulty (in relation with fault).
The detection of this short firstly requires the defect excitation. A short-to-ground is excited by any input vector trying to set the shorted node to logic '1'. It appears in Table 1 (Excitation column) that 12 different input vectors are able to set the node 1 to '1': vector #0 to vector #11.
The detection of the short secondly requires the propagation of its effect. The defective value due to the short has to be propagated through logic gates until an output. It appears in Table 1 (Propagation column) that 4 different input vectors allow propagation through the NAND gate 'c' (vectors #2, #6, #10, #14) and 4 other different vectors through gate 'c and d' (vectors #3, #7, #11, #15).
As a result, the intersection of the two previous sets of vectors indicates that only 6 vectors allow both defect excitation and effect propagation: vectors #2, #3, #6, #7, #10 and #11 (grey rows in Table 1 ).
When considering classical faults such as stuck-at or bridging faults, the two conditions of fault excitation and fault propagation completely determine fault detection. This is not the case when defects are under consideration. Indeed, an excited defect can produce either a defective effect or a defect-free effect depending on the value of its unpredictable parameter. For this reason, we refer to 'effect' propagation. If Vn1 is smaller than the logic threshold Vth c , it is interpreted as a logic '0'. A defective effect appears on the output of gate 'c' and is propagated to the primary output of the circuit. If Vn1 is higher than the logic threshold Vth c , it is interpreted as a logic '1'. A defect-free effect appears on the output of gate 'c' and is propagated to the primary output of the circuit. The intermediate voltage Vn1 depends on the technological and topological transistor parameters of Gate 'a' (C ox ,
.) but also on the short resistance value
Rsh. It has been demonstrated that non-zero short resistances are frequently encountered in faulty circuits [7] . In this example, the resistance represents the unpredictable parameter of the short defect. Due to the presence of this unpredictable short resistance value, it is not possible to compute the intermediate voltage Vn1. Consequently it is not possible to predict the effect of the defect. However, it is interesting to study how the effect depends on the unpredictable parameter. Using SPICE simulations, we draw the Vn1 versus Rsh characteristics as illustrated in Figure 3 . We can distinguish two main domains according to the Rsh value. In the high resistance range, the short does not modify the logical behavior and the circuit operates as a defect-free circuit. In the low resistance range, the short induces a Vn1 value smaller than the logic threshold Vth c of the driven gate and this value is logically interpreted as a defective '0' level. The frontier between these two domains corresponds to a critical resistance value R C .
In this very simple example, a faulty logic value appears on the output of the driven gate if the unpredictable parameter Rsh is smaller than the critical resistance R C . Consequently, it is not possible to guarantee the detection of the short. However, it is analytically demonstrated that the short defect is detected by vector #2 if the unpredictable parameter Rsh falls into the interval [0, R C ]. This interval is called the 'Detectability Interval' (DI) associated to vector #2.
Detectability intervals
This section studies the dependence between Detectability Intervals and test vectors. In the previous example, the DI [0, R C ] associated to vector #2 is defined by the value of the critical resistance R C . This critical resistance corresponds to the intersection of the Vn1 characteristics with the logic threshold Vth c of the driven gate. Consequently, the value of the critical resistance depends on both the shape of the Vn1 characteristics (defect excitation) and the location of the logic threshold Vth c (defect propagation).
a) Excitation
Of course, the Vn1 characteristic depends on the electrical parameters of the transistor(s) driving the shorted node. Note the input vector determines the transistors that drive the shorted node. As an example, the vector #2 used in Figure 2 turns 'ON' the two pchannel transistors of the driving NAND gate 'a' (with The Detectability Interval also depends on the logic threshold Vth of the driven gate(s). Note the input vector determines the gates that propagate the effect of the defect. As an example, the vector #2 in Figure 2 propagates the effect through gate 'c' (with I 3 I 4 = 10), while the vector #3 in Figure 5 propagates the effect through gate 'c' and 'd' (with I 3 I 4 = 11). Different logic gates having a priori different logic thresholds, the value of the critical resistance is therefore different through gate 'c' and through gate 'd'.
Another very important point for propagation concerns the re-convergence of effects. Considering vector #2, the effect of the defect is propagated through a single gate (gate 'c') implying no re-convergence: the DI is equal to [0, R 1 C ]. Considering vector #3 in Figure 5 , the effect of the defect is propagated through two different gates (gate 'c' & 'd'). The two effects re-converge on gate 'e'. According to the unpredictable resistance value, a defect-free or a defective effect may be propagated, as illustrated in Figure 6 : Between 0 and R 1 C the two defective effects cancel each other producing a defect-free value on the primary output, Between R 1 C and R 3 C , a defective and defect-free effects reconverge producing a defective value on the primary output, Between R 3 C and infinity, the two defect-free effects obviously produce a defect-free effect on the primary output.
The Detectability Interval corresponding to vector #3 is consequently equal to [R 1 C , R 3 C ]. This small example illustrates that the propagation of the effect has to be taken into account when defining the DI. In a more general way, for a given defect, different DIs exist depending on the propagation defined by the input vector. 
Generalization
It is now easy to generalize the results obtained with the small example of Figures 4 and 5 . The main concept is that Detectability Intervals are pattern dependent: a specific DI can be associated to each input vector taking into account both the defect excitation and the effect propagation. Table 2 gives the exhaustive list of Detectability Intervals associated to each input vector. Note that an empty interval is associated to the vectors that do not excite or/and propagate the defect. Finally the DIs associated to each input vector must be interpreted in the following way: Definition 1. A defect is detected by a test vector, if its unpredictable parameter falls into the Detectability Interval associated to this vector.
The concept of DI has been used for other types of defects such as resistive bridging and resistive open. In the following part, this concept is extended to gate oxide short but the use of the concept is the same, i. e. fault simulation and ATPG [16, 17] have to take into account the DI in order to optimize the defect detection. As an example, in Table 2 , we consider two vectors with two different non-empty associated DIs: vectors #2 and #10. Because the associated DIs are non-empty, both vectors are potentially able to excite the defect and propagate the effect. However, these two vectors are not equivalent in terms of defect detection. Indeed the DI associated to vector #2 is contained in the DI associated to vector #10: [0, R 
Gate oxide short
GOS definition and model
Defect description and electrical behavior
In a MOS transistor, a gate-oxide short is a defect that causes a relatively low impedance path between the gate and the underlying silicon. Depending on the defect location, the GOS can be seen as a short between the gate and the drain or source diffusion zone or as a short between the gate and the transistor channel. For both types, an undesired path of current through the oxide appears thus creating a violation of the gate isolation principle. In this work, we focus our attention in the case of a gate to channel short as it is the most difficult to analyze due to its non-linear behavior [14] . A major specificity of a GOS defect is that the pinhole that shorts the gate to one point of the underlying silicon creates a new device in which a gate current can flow. Regarding the ID versus VDS characteristics (Figure 8 ), all experiments have demonstrated that the defect manifests itself through two main phenomena: (i) a reduction of the maximum drain current at high VDS and (ii) the appearance of a negative drain current when VDS is small in comparison with VGS. Figure 8a and b show the typical ID versus VDS characteristics of non-defective and defective transistors.
Non-split GOS model
The non-linear non-split GOS model proposed in [15] is basically composed of three transistors as illustrated in Figure 9a . In essence, the first transistor Tm corresponds to the original transistor with the same length L0 but with a modified width Wm in order to reduce the maximum drain current. The second transistor Ta is an additional transistor connected as a rectifier between the gate and the drain of the transistor Tm. It allows a current to flow from the gate to the drain, permitting to obtain the negative drain current observed for small values of VDS. The third transistor Tb is also an additional transistor connected as a rectifier between the gate and the source of the transistor Tm. It acts symmetrically to the first additional transistor and allows a current to flow from the gate to the source with a non-linear behavior, creating the gate current in the model. The specificity of this model is the preservation of the length of the original transistor, thus allowing to introduce GOS failures in minimum size transistors. This model permits to correctly represent the electrical behavior of a MOS transistor affected by a gate-to-channel defect. In addition, to take into account the unpredictable parameters of the defect such as its resistance and size, a resistance can be inserted in the model as illustrated in Figure 9b . In fact, the common node that corresponds to the gate of the original transistor, the gates of the two additional transistors and the drains of the two additional transistors has been split in a common gate node and a common drain node. The resistance is simply connected between these two nodes, where the common gate corresponds to the gate of the defective transistor and the common drain corresponds to the point in the channel that is shorted to the gate. By playing on the resistance value, it is possible to simulate defects of various size and resistance. Regarding the location of the defect, it can be adjusted by playing on the sizing of the two Ta and Tb transistors.
GOS Excitation
In [18] , it is demonstrated that GOS can't be detected by boolean test wathever the unpredictable parameters of the defect such as location, size and resistance. Consequently, the authors propose to use a delay test strategy to allow the GOS defect detection.
For this study, the same circuit as previously is used. We introduce a GOS in the down NMOS transistor of NAND gate 'c' (see Figure 10) .
In order to excite the GOS defect and propagate its effect, the delay test vector I 1 I 2 I 3 I 4 = ⇕ 110 is applied to the primary inputs of our faulty circuit. The ⇕ represents a falling or rising edge at the input. So, these two cases are analyzed below.
a) Rising edge on I 1
First, a rising edge on I 1 is considered (see Figure 10 ). The I 1 rising edge produces a falling transition at the input node n 1 of the defective gate 'c', which in turn creates a rising transition on n 3 and is propagated to Out through gate 'e'. Figure 11 illustrates the effect of this I 1 rising edge for two cases, i. e. (i) the defect-free circuit and (ii) the defective one with the unpredictable parameters: R GOS = 10 Ω and defect location "close to the drain". We can observe here a specificity of the GOS defect which impacts both the input n 1 and the output n 3 of the faulty gate. On the left part of Figure 11 , i. e. when I 1 = 0, the GOS defect is excited in gate 'c'. This implies two different effects. First a weak high potential below V DD on node n 1 and a weak low potential above G ND on node n 3 are obtained before the transition. Second, the slope of signal on node n 1 is slightly reduced during the transition. It is to note that these two effects are antagonistic: the slower slope increases the delay and the weak potentials decrease it. It appears that the combination of both opposite effects results in a faster delay whatever the R GOS resistance. In addition, the lower the resistance is, the lower the delay is:
This leads to the following property:
Property 1. Considering a logic gate affected with a GOS defect on an NMOS transistor, the delay of the gate decreases when the corresponding input falls from 1 to 0.
The above property clearly demonstrates that GOS defect detection cannot be achieved when the defect is excited with a falling transition. 
b) Falling edge on I 1
A very different behavior is observed when we consider an input falling edge on I 1 , and consequently, a rising transition at the input n 1 of the defective gate 'c' (see Figure 12) . Here again, we can observe two different effects, i. e. weak potentials on node n 1 and n 3 a slower slope of signal n 1 . However, in this case the weak potentials on node n 1 and n 3 are obtained after the transition and therefore have a minor impact on the delay while the slower slope increases the delay. In addition, the lower the R GOS resistance is, the larger the delay is: d df (defect free) < d2 (10 Ω).
In this case, the delay variation increases as the R GOS resistance decreases. In other words, the lower the defect resistance is, the slower the circuit is and the easiest the defect detection is.
Property 2. Considering a logic gate affected with a GOS defect on an NMOS transistor, the delay of the gate increases when the corresponding input rises from 0 to 1.
The above property clearly demonstrates that GOS defect detection can be achieved when the defect is excited with a rising transition.
Detection Interval for GOS
Most of the defects such as bridging and open are defects with only one unpredictable parameter; in other words one-dimensional defects. This means that the defect behavior can be analyzed as a function of one parameter and leading to one Detection Interval for each vector. On the contrary, the GOS defect is a multidimensional defect and the Detection Intervals have to be considered with different parameters. It is shown in the previous section that the delay of the defective path is related to the GOS unpredictable parameter R GOS . At this point, it is interesting to evaluate now both the impact of the defect resistance and the location (source side or drain side on Figure 7 ) on the delay. For the sake of simplicity, we consider only two defect locations on the transistor gate, one location near the drain (case 1) and the other one close to the source (case 2).
For each location, we compute the delay by sweeping R GOS from 0 to 100 kΩ. Figure 13 depicts the delay between I 1
and Out vs R GOS and defect location for a rising transition on n 1 . For high value of R GOS , as expected, the two delay curves converge to the defect free delay. As previously explain, when R GOS resistance decreases, delay increases in both cases. We observe that a Drain side defect creates more additional delay than a Source side defect.
In a delay test strategy, critical paths are first considered. We suppose here the I 1 _n 1 _n 3 _Out path being the critical path of the circuit. The slack time is the time margin for which the signal has to reach the output of a given path. A negative slack time implies a setup violation and a risk for data integrity. In Figure 13 , we note d max the maximum value of the path delay beyond which a negative slack time is reached and so a timing issue is encountered. We can now generalize the previous example to all possible input vectors of the circuit. Table 3 gives the list of DI associated to each input vector pair.
Note that for most of the input vector pairs, defect excitation (i. e. rising transition on GOS defect) and/or propagation is not guaranteed, therefore resulting in an empty DI. Only two vector pairs satisfy excitation and propagation conditions, namely vector pairs #22 and #30 (grey rows in Table 3 ).
From Table 3 , both vector pairs #22 and #30 are potentially able to excite the defect and propagate its effect. However these two vector pairs are not equivalent in terms of defect detection capabilities. Indeed, because of the non-symmetrical inner structure of NAND gate 'a' for vector pairs #22 and #30, the associated DIs are not the same. In particular, the DI for vector pair #22 is larger than the DI for vector pair #30. This is illustrated in Figure 14 in case of a GOS defect with a location close to the drain. This case is very relevant because on this very simple and small didactic example, it illustrates that using the concept of Detectability Interval in the context of a delay test strategy, GOS defect detection can be optimized.
Indeed, for a classical delay test approach the two vector pairs #22 and #30 are equivalent and can be used for the GOS detection. However, it is clear that vector pair #22, with its larger DI, is the best configuration to optimize the GOS defect detection.
Property 3. In the context of a delay test strategy, GOS defect detection can be significantly improved by using the concept of Detectability Interval.
ATPG tool able to handle the DI concept were already developed for resistive bridging and resistive open [16, 17] . In future works, it will be important to extend this tool for Gate Oxide Short defects in order to guarantee a better IC reliability.
Conclusion
This paper first describes the concept of Detectability Intervals that has been used in previous papers for bridging fault. The illustration is given with a simple shortto-ground defect considering the static voltage test technique. Defect excitation and propagation are analyzed considering a small didactic defective circuit. Vectors able to excite the defect and propagate its effect are defined. The concept of "Detectability Interval" is then used to represent the value of the short resistance creating a defective effect.
To demonstrate the universality of the DI concept, it is extended to Gate Oxide Short defects in the context of a delay test approach, which is the only one able to enable GOS defect detection. For the sake of the demonstration, we use the non-split GOS model. All the possible input vectors for the defective circuit are considered in order to determine the list of DI. From this list, it is possible to derive the best delay test vectors.
